gcnc.MOPS: Accelerating cn.MOPS with GPU

Mohammad Alkhamis and Amirali Baniasadi
malkhamis@uvic.ca amiralib@uvic.ca
University of Victoria, Victoria, British Columbia, Canada

Abstract

cn.MOPS is a frequently cited model-based algorithm used to quantitatively detect copy-number variations in next-generation, DNA-sequencing data. Previous work has implemented the algorithm as an R package and has achieved considerable yet limited performance improvement by employing multi-CPU parallelism (maximum achievable speedup was experimentally determined to be 9.24). In this paper, we propose an alternative mechanism of process acceleration. Using one CPU core and a GPU device in the proposed solution, gcnc.MOPS, we achieve a speedup factor of 159 and reduce memory usage by more than half compared to cn.MOPS running on one CPU core.

1 Introduction

The introduction of next-generation sequencing (NGS) technologies in 2005 has enabled scientists and researchers to sequence DNA samples at a relatively low cost. Since 2007, the sequencing cost per genome has dropped at a significantly steeper rate than that projected by Moore's law [3]. This made DNA sequencing (DNA-seq) more accessible, which subsequently led to an explosive growth in the amount of DNA-seq data [5]. One major area of study which benefits from such growth in data is the detection of copy-number variations (CNV) from NGS data using statistical and quantitative methods. Many software tools and algorithms were pioneered [6] to tackle the problem of CNV detection. One of these tools is “Copy Number estimation by a Mixture Of PoissonS” (cn.MOPS) [2]. However, one factor that is limiting cn.MOPS, as well as other software tools in this field, is the computation time of analyzing massive NGS data sets.

While cn.MOPS can accelerate data processing using multiple central processing units (CPU), there is a limit to the maximum achievable speedup due to parallelism overhead. To achieve a speedup that is considerably higher than the maximum offered by multi-CPU parallelism, we propose an alternative approach of acceleration. Our approach stems from the notion that cn.MOPS applies the same algorithm on a large amount of independent data elements. Therefore, it is well-suited for execution on a processor that implements the single-instruction-multiple-data architecture (SIMD) such as graphical processing units (GPUs).

Thus, instead of executing all steps of cn.MOPS’ processing pipeline using CPU, the modelling step is excluded from CPU execution and is offloaded to GPU. This step is very compute-intensive and is the core of cn.MOPS. Additionally, the impact of the memory-intensive part
of the pipeline, which is the result of the postprocessing step, is minimized by making its execution time negligible and reducing its memory footprint. In cn.MOPS, the postprocessing step was implemented in a way that effectively resulted in having two copies of the same data in memory. Meanwhile, the techniques used in the GPU-accelerated cn.MOPS (gcn.MOPS) produced results from the modelling step that did not require postprocessing.

In summary, the contributions of this work are:

- Re-architecturing cn.MOPS to suit execution on GPU;
- Accelerating the modelling step by a factor of \( \sim 159 \times \) compared to the experimentally-determined maximum speedup of \( \sim 9.24 \times \) with multi-CPU parallelism, and;
- Reducing the memory footprint of the postprocessing step by more than a half.

To the best of our knowledge, this paper is the first to propose the use of SIMD processors, i.e. GPUs, to accelerate cn.MOPS and reduce its memory footprint.

## 2 Max Speedup with multi-CPU Parallelism

In order to determine the maximum speedup that cn.MOPS can achieve, a sufficiently large, yet relatively small, benchmark is run and profiled. Details about this benchmark which is called BM-A, as well as the used platform, are elaborated in Section 5.2. The total execution time using 1\( \times \) CPU core is found to be \( \sim 112 \) minutes. This total does not include the execution time of stage 1, which is mainly loading BAM files from disk. Figure 1 shows a breakdown of the execution time for each pipeline stage as a percentage of total. Apparently, stage 4, i.e. the modelling and the postprocessing steps combined, is the bottleneck.

![Figure 1: Execution time expressed as % of total execution time (~112 minutes) using 1\( \times \) CPU core to run benchmark BM-A. The leading numbers in the legend indicates the order of the stage in the execution pipeline. For simplicity, stage #1, which is loading BAM files from disk, is not shown](image)

There are many factors that affected the execution time of the bottleneck stage, but the most important one is the number of genomic regions/ranges (GRs) and samples in the experiment. The original cn.MOPS package provides the means for parallel processing to reduce the execution time of stage 4.1, i.e. the modelling step. To determine if gcn.MOPS is superior to
Estimating $\psi_{\text{max}}^{CPU}$ is done by experimentally obtaining the speedup curve, which is shown in Figure 2. For simplicity, the performance is modelled as a polynomial by extrapolating data from Figure 2 using LibreOffice Calc. The obtained speedup formula, $g(p)$, is shown in Equation 1, where $p$ is the number of processors, i.e. CPU cores.

$$g(p) = -0.022695p^2 + 0.908861p + 0.141837 \quad (1)$$

Next, the global maxima for $g(p)$ is found by deriving $g(p)$ and solving the derivative for $p$ such that $g'(p) = 0$. This yielded $p=20$, which meant that $\psi_{\text{max}}^{CPU}$ will be achieved using $20 \times$ CPU cores. Substituting $p=20$ in Equation 1 yielded $g(20) = \psi_{\text{max}}^{CPU} \simeq 9.24$. In subsequent sections, we introduce gcn.MOPS which showed significantly higher speedups.

![Figure 2: Speedup curve for multi-CPU parallelism for the modelling step](image)

### 3 Overview of cn.MOPS

The basic idea behind cn.MOPS is that a CNV is detected in a given chromosomal segment for a given DNA-seq sample if the following conditions hold:

1. variation in read counts (RCs) is detected across samples for a given chromosomal segment;
2. variation in RCs is detected across chromosomal segments for a given sample.

Analysis for the second condition happens in the segmentation step, which is beyond the scope of this paper. Meanwhile, analysis for the first condition takes place in the modelling step, which is the focus of this paper, and, hence, is briefly explained.

Analysis for the first condition begins by forming an RC matrix whose rows contain the RC of multiple DNA-seq samples for a single genomic segment. Table 1 shows an example of an RC matrix. For each row in the RC matrix, cn.MOPS computes multiple values as follows:

- “information gain of posterior over prior” (I/NI); an indicator for the existence of a CNV in the genomic region (GR) across all samples. This value is calculated as shown in
<table>
<thead>
<tr>
<th>Genomic Region #</th>
<th>Sample 1</th>
<th>Sample 2</th>
<th>Sample 3</th>
<th>Sample k</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1625</td>
<td>15</td>
<td>1670</td>
<td>...</td>
</tr>
<tr>
<td>2</td>
<td>1391</td>
<td>1379</td>
<td>1383</td>
<td>...</td>
</tr>
<tr>
<td>3</td>
<td>935</td>
<td>901</td>
<td>921</td>
<td>...</td>
</tr>
<tr>
<td>4</td>
<td>1457</td>
<td>1438</td>
<td>102</td>
<td>...</td>
</tr>
</tbody>
</table>

Table 1: An example of an RC matrix, where a genomic region represents a genomic range.

Equation 2.

\[
\frac{I}{NI} = \frac{1}{N} \sum_{k=1}^{N} \sum_{i=0}^{n} \alpha_{ik} \times |\log(i/2)|
\]  

- The posterior matrix (\(\hat{\alpha}\)): the probability distribution of RCs \(x_k\) for samples 1..\(N\) corresponding to copy number (CN) \(i\). Matrix values are calculated as shown in Equation 3, where: \(P\) is the probability density of Poisson distribution; and the denominator is a conditional probability.

\[
\hat{\alpha}_{ik} = \frac{\alpha_{i}^{old} \times P(x_k; \frac{i}{2}, \lambda_{old})}{p(x_k; \alpha_{i}^{old}, \lambda_{old})}
\]  

- Vector \(\alpha_{i}^{new}\): a model parameter which is calculated using Equation 4, where: initial values \(\alpha_{i}^{old}\) are set to 0.05 except \(\alpha_{2}^{old}\) which is set to 0.6; \(\gamma_i\) is related to the Dirichlet prior on \(\alpha_i\); and \(\gamma_s = \sum_{i=0}^{n} \gamma_i\).

\[
\alpha_{i}^{new} = \frac{1}{N} \sum_{k=1}^{N} \hat{\alpha}_{ik} + \frac{\gamma_i}{N} \left(\gamma_i - 1\right) \frac{1}{\gamma_s (\gamma_s - n)}
\]  

- \(\lambda^{new}\): the expected read count for CN2 which is calculated using Equation 5.

\[
\lambda^{new} = \frac{1}{N} \sum_{k=1}^{N} x_k \frac{1}{\sum_{i=0}^{n} \left(\frac{i}{2N} \sum_{k=1}^{N} \hat{\alpha}_{ik}\right)}
\]  

- "The signed individual I/NI" (sI/NI): measures the contribution of each sample to the I/NI call and whether that contribution is a gain or a loss. This vector is used by the segmentation algorithm to join consecutive, I/NI-calling, GRs into a CNV chromosomal segment. Values in this vector are calculated using Equation 6, which is similar to the inner summation of Equation 2 without taking the absolute value of the log function.

\[
sI/NI = \sum_{i=0}^{n} \hat{\alpha}_{ik} \times \log(i/2)
\]  

- The expected copy number (CN): each component in this vector corresponds to a sample such that components are row-labels of the maximum value in each column of \(\hat{\alpha}\).

Once all these values are calculated, sI/NI is passed to the segmentation step for further analysis. Equations 2 through 6, which are what the modelling step uses, are compute-intensive.
for relatively large data sets. Therefore, these equations are accelerated in our method. It should be noted that said values are set to constants if all read counts across samples for a genomic region are less than a given threshold, i.e. minimum read count (MRC). Experimentally, such an operation is memory-intensive if executed on GPU. Thus, accelerating it is handled differently as presented in sections 4.4 and 4.5.

4 Accelerating cn.MOPS Using GPU

In order to accelerate with GPU and CUDA, fundamental changes to the existing code and algorithms are often required. For instance, cn.MOPS utilizes R’s functional primitive “apply()” to invoke its core algorithm on multiple data elements. While simple and convenient, this primitive is replaced with a conventional for-loop that is executed in C/C++ instead of in R. This is done in order to make it possible to efficiently offload work to GPU. Potentially, there can be a speedup gain by executing this loop in C/C++, which we do not measure and report here. The rest of this section presents the employed techniques which collectively results in significantly better performance compared to cn.MOPS.

4.1 Assigning Memory To GPU Threads

Threads are assigned logical partitions of three, separately allocated, GPU memory spaces: the input matrix, the result buffer, and the draft space used for intermediate calculations. Since there is no dependency between rows in an input matrix, each GPU thread can independently handle a single row. It should be noted that the number of rows can be greater than the maximum allowed number of threads in a kernel launch (the grid). Thus, multiple rows of the input matrix are assigned to each thread in the kernel which are separated by a stride of length \( g \), i.e. the number of threads in the grid, as shown in Table 2.

<table>
<thead>
<tr>
<th>Thread ID</th>
<th>iteration 0</th>
<th>…</th>
<th>iteration ( i )</th>
</tr>
</thead>
<tbody>
<tr>
<td>thread 0</td>
<td>row 0</td>
<td>…</td>
<td>row ( i \times g )</td>
</tr>
<tr>
<td>thread 1</td>
<td>row 1</td>
<td>…</td>
<td>row ( i \times g + 1 )</td>
</tr>
<tr>
<td>thread 2</td>
<td>row 2</td>
<td>…</td>
<td>row ( i \times g + 2 )</td>
</tr>
<tr>
<td>thread 3</td>
<td>row 3</td>
<td>…</td>
<td>row ( i \times g + 3 )</td>
</tr>
<tr>
<td>…</td>
<td>…</td>
<td>…</td>
<td>…</td>
</tr>
<tr>
<td>thread ( g-1 )</td>
<td>row ( g-1 )</td>
<td>…</td>
<td>row ( (i+1) \times g - 1 )</td>
</tr>
</tbody>
</table>

Table 2: Illustration of the grid-strided loop for a grid of size \( g \)

In addition, the number of rows can be greater than what GPU memory can accommodate. Again, there is no dependency between rows of an input matrix. Accordingly, the input matrix is partitioned into smaller chunks such that each chunk fits in GPU memory. Then, the kernel is launched multiple times to process each chunk independently.

4.2 Coalescing Memory Accesses

Ensuring a software design, in which threads are arranged to make coalesced access to data, can positively impact performance. For instance, if thread \( T \) makes a memory-read request for address \( addr \), the request is serviced by loading a contiguous, cache-line-sized chunk of memory. This chunk contains the requested data as well as neighbouring data. If neighbours of
thread $T$ also request neighbours of $\$addr$, then no further memory transactions are executed since data requested by neighbours of $T$ are already loaded. The performance impact in this case is that less memory transactions are executed to service multiple threads. Since global memory transactions have high latency, minimizing them results in a performance improvement.

If memory access patterns are inherited from cn.MOPS, memory requests for elements in the result buffer will be strided and, hence, uncoalesced as shown in Figure 3, where $n$ is the number of classes and $N$ is the number of samples. This is confirmed by running our benchmark, which is detailed in Section 5.2, to obtain metrics “global memory load efficiency” and “global memory store efficiency” [4]. The values for these two metrics are 9.2% and 25%, respectively. These considerably low percentages suggested that memory bandwidth is wasted as most of the elements loaded from global memory are unused.

In order to make all memory requests coalesced, each region in the buffer is reinterpreted. The 1st, the 2nd, the 3rd, and the 4th regions are alternatively viewed as separate, row-major matrices. We can conclude that threads are accessing these matrices column by column, which is inefficient for row-major matrices. To eliminate this inefficiency, the four memory regions are interleaved and represented by a 2D, row-major matrix of arrays. This notion is visually presented in Figure 4.
Figure 4: The proposed layout of the result buffer, where \( n \) is the number of classes, \( N \) is the number of samples, \( R \) is the number of genomic regions, and \( c \) is a constant. Partitioning of the buffer is done by interleaving the cells of each variable’s array that is assigned to an individual genomic region (GPU thread). For example, the buffer region for variable \( \lambda \) is partitioned into \( n \) arrays such that array \( i \) stores the \( i^{th} \) cell of \( \lambda \) for genomic regions \( 0 \ldots R \). It should be noted that \( R \) could be larger than \( T \) as explained in section 4.1.

### 4.3 Minimizing the Impact of the Postprocessing Step

We change the original layout of the result buffer in order to ensure coalesced memory requests. Once results are ready and copied back to host, one may consider transforming back the layout of results to the original layout shown in Figure 3. However, this is not necessary if the layout of input data for the next steps in the pipeline are considered.

Coincidentally, the conventional result postprocessing step transforms the output returned from the modelling step, shown in Figure 3, such that it looks exactly like the optimized layout of the result buffer shown in Figure 4. The only difference is that in the postprocessing step, new memory spaces for \( \lambda, \alpha, \text{sini}, \text{CN}, \text{ini} \), and \( \alpha_{\text{ik}} \) are allocated separately within \( R \). Accordingly we can skip the postprocessing step and simply return the results after separating each logical memory region into its own independently allocated vector/matrix. This way, a reverse-transform operation of the layout to the original one is avoided.

This new organization of the object returned from the modelling step is advantageous for the following reason. The execution time of the postprocessing step becomes negligible as the components of the object returned from the modelling step needs to be passed to the next stage while bypassing all expensive memory operations in postprocessing step. Hence, only the minor task of assigning names to rows and columns of each matrix is carried out in this step.
4.4 Eliminating Branch Divergence

Threads in a warp execute the same instruction for different data elements in a lock-step fashion. If a control-flow instruction, i.e. if-statement, is encountered, then different threads may take different execution paths. It is not possible for different threads in a warp to execute different instructions concurrently and, thus, the different paths are executed serially. This serialization of execution due to encountering a control-flow statement in a warp is called branch divergence. There are two problems with branch divergence. First, if instructions for path A are executed, threads that execute instructions for path B are forced to be idle. The idle thread may only resume execution after all instructions in path A are finished. After that, the threads which executed path A are forced to be idle until execution for path B is finished. Second, if memory access patterns in both paths are dissimilar, then branch divergence will severely impact memory coalescing. Thus, eliminating branch divergence will lead to a better performance by increasing thread utilization, decreasing LD/ST instructions, and indirectly enhancing memory-request coalescing.

In cn.MOPS, branch divergence happens due to a test for read count in a given row against a given constant (i.e. minimum read count). If the condition is true, cn.MOPS's core algorithm, which is compute-intensive, is executed. Otherwise, the output is set to a constant in a memory-intensive operation. Thus the two paths have dissimilar memory access patterns. In such a scenario, branch divergence affects memory coalescing.

In order to address branch divergence, we eliminate the branch from the kernel. We assume that the compute-intensive path will always be taken and, thus, processing started by launching the kernel. This assumption leads to having erroneous results that should be corrected. After the results are copied to host memory, the results for rows which should have been processed in the memory-intensive path, i.e. the erroneous results, are overwritten. The overhead of overwriting erroneous results is relatively insignificant due to the nature of the memory-intensive path. In this path, the core algorithm sets the erroneous results to constant values.

4.5 Overlapping Host/Device Execution

Given an input matrix with $R$ rows, $n$ classes, and $N$ samples, the time complexity of the memory-intensive path is $O(R \times (2n + 3N + nN + 2))$. Normally, $n$ and $N$ are considerably smaller than $R$. For a very large $R$, the overhead of executing said path on host might become noticeable. Such an overhead is hidden with host/device concurrency as follows. First, kernel launches are asynchronous with respect to host and, thus, it is possible to overlap host and device operations. Second, a large input is handled by partitioning it into multiple, smaller chunks; then, these chunks are processed independently. These two pieces of information, together, show that with proper synchronization, host operations acting on one chunk can be overlapped with device operations acting on another chunk.

Assuming a large input is partitioned into $p$ chunks, each chunk $C_i$ is identified by its serial number $i$, where $0 \leq i < p$. While a launched kernel is asynchronously processing $C_{i+1}$, host will concurrently execute the memory-intensive path, overwriting erroneous results for $C_i$ that were previously computed by GPU due to the assumption that the compute-intensive path will always be taken. By the time the last kernel is finished, $\frac{p-1}{p}$% of the overhead will have been absorbed by host/device concurrency provided the chunk size is sufficiently large. Further, copying large results from host buffer to the return-object has an associated overhead which is also hidden by host/device concurrency. In other words, results of $C_i$ are copied to their corresponding spaces in the return-object while $C_{i+1}$ is being processed on device.
5 Methodology

To measure the execution time of each step in the pipeline, R’s \texttt{Sys.time()} is used \cite{1}. System’s time is captured before the start and after the end of each step. Then, the difference in time is measured using R’s \texttt{difftime(.,.)}. For both gcn.MOPS and cn.MOPS, system’s time is sampled at the same point of the program flow.

The host memory footprint is measured using debugging tool \textit{valgrind} and heap profiling tool \textit{massif}. To ensure that peak memory is not due until later pipeline stages, statement \texttt{return(NULL)} is inserted before the beginning of the segmentation step of the pipeline to halt further processing. For accuracy, memory footprints of the following are subtracted from peak memory usage of both gcn.MOPS and cn.MOPS:

- The initialization of the R session.
- The process of loading package cn.MOPS.
- The normalized input data loaded from disk.

These adjustments are needed because \textit{valgrind} and \textit{massif} profiles R as a whole process instead of just profiling the script. Therefore, host memory footprints associated with the list above did not contribute to the analysis and, accordingly, are not included. Experimentally, the sum of memory footprints of the processes/data above is found to be $\sim 164$ MB. Hence, this value is subtracted from memory-footprint results.

In addition, early steps of the pipeline, namely counting reads and sample normalization, are not modified in gcn.MOPS and, thus, they are never involved in benchmarking and memory-footprint profiling. They are excluded by running them in a separate R session and, then, saving the output on disk. During benchmarking and memory profiling, results’ file from the sample normalizatoin step is simply loaded from disk and processing is started at the modelling step.

Finally, the kernel’s grid and block sizes are set to 112 and 512 respectively in gcn.MOPS. All computing resources are made available while ensuring that the on-disk swap memory is never used by disabling it with shell command ‘\texttt{sudo swapoff -a}’. The benchmarking script is run in the R interactive shell while system’s graphical environment is disabled.

5.1 Platform Configuration

The specifications of the used machine, Dell T7500, are detailed as follows:

- CPU: $2 \times$ Intel Xeon 6-core X5650 @ 2.67 GHz.
- RAM: $12 \times$ 4 GB, ECC, Registered, DDR3 @ 1333 MHz.
- Storage: ATA Samsung SSD 840, 500 GB.
- Graphic card <0>: nVidia Tesla C2050.
- Graphic card <1>: nVidia Quadro 4000.

The following are relevant details about the system environment:

- Operating System: Linux Ubuntu 16.04.2 LTS, 64-bit.
- CUDA: version 8.0.
- R: version 3.2.3 (Wooden Christmas-Tree)
- Graphic driver: nVidia driver version 367.57.
5.2 Benchmarks

Two benchmarks based on real DNA samples from 1000 Genome Project are created. Each sample is whole-exome-alignment which is stored in BAM format (.bam) and accompanied by its indexing file (.bai). The samples are downloaded from the website of National Center for Biotechnology Information (NCBI) using IBM’s plugin Aspera Connect. Appendix A lists the samples used to construct both benchmarks.

For simplicity, the two benchmarks are named BM-A and BM-B. Table 3 presents the relevant details about both benchmarks. Specifically, BM-B is used to measure host memory footprints and to conduct sensitivity analysis. Meanwhile, BM-A is used to evaluate both gcn.MOPS and cn.MOPS since its size is sufficiently larger than BM-B.

<table>
<thead>
<tr>
<th>BM-A</th>
<th>BM-B</th>
</tr>
</thead>
<tbody>
<tr>
<td>number of samples</td>
<td>15</td>
</tr>
<tr>
<td>ref. chromosomes</td>
<td>1, 2, 3</td>
</tr>
<tr>
<td>genomic ranges (GRs)</td>
<td>6,904,726</td>
</tr>
<tr>
<td>% of the memory-intensive path</td>
<td>9% of GRs</td>
</tr>
<tr>
<td>size (as an array)</td>
<td>103,570,890</td>
</tr>
<tr>
<td>GRanges object size</td>
<td>447 MB</td>
</tr>
</tbody>
</table>

Table 3: Technical details of used benchmarks

6 Results

Figure 5 presents the execution time, on logarithmic scale, of both gcn.MOPS and cn.MOPS in the modelling and postprocessing steps for BM-A. In the modelling step, gcn.MOPS achieved a speedup of 159.19× relative to cn.MOPS. This speedup is substantially higher than the projected maximum achievable speedup with multi-CPU parallelism ($\psi_{CPU}^{max}$). In Section 2, it was shown that $\psi_{CPU}^{max} \lesssim 9.24\times$. In the postprocessing step, gcn.MOPS decreased the execution time by 97% relative to cn.MOPS. This ratio is expected to remain fairly constant for larger problems. The reason is that in gcn.MOPS, this stage is mostly limited to assigning names to rows and columns of various matrices, which can be regarded as a relatively trivial operation.

In both steps combined, gcn.MOPS has a lower host memory footprint running BM-B relative to cn.MOPS. The peak memory usage of the gcn.MOPS is 711.2 MB vs 1,726.5 MB for cn.MOPS. In other words, we reduce memory usage by 58% or almost 1 GB in BM-B. This reduction in host memory usage is expected since results are not duplicated in the postprocessing step to change data organization as required by cn.MOPS.

7 Conclusion

In short, the modelling step of cn.MOPS, a CNV detection tool, is alternatively accelerated with GPU. The new solution, gcn.MOPS, achieved a speedup factor of 159× in the modelling step. Such a speedup factor is considerably higher than the maximum of what can be achieved with cn.MOPS, which is found to be $\lesssim 9.24\times$. Moreover, the execution time of the memory-intensive, data postprocessing step is reduced by 97% and is made negligible relative to other steps in cn.MOPS pipeline. In both steps combined, gcn.MOPS reduces memory usage by more than a half.
These performance levels are achieved by applying various optimization techniques to make the core algorithm fit the GPU architecture. Data access patterns are changed to ensure coalesced memory accesses. This results in an efficient use of GPU memory and an almost-complete elimination of the data postprocessing steps. Additionally, branch divergence is made minimal by decoupling the non-compute path from the compute-intensive path of the algorithm. The former is executed on CPU and the associated execution time is hidden by host/device concurrency. Other applied optimization techniques include using constant memory and disabling L1 cache memory. Potentially, more performance might be gained with for-loop unrolling, but this can impact software complexity and readability.

For the setup used, the modelling and the data postprocessing steps in gcn.MOPS account for $\sim1.3\%$ of the pipeline’s total execution time as opposed to $\sim58.7\%$ in cn.MOPS using $1 \times$ CPU core. Thus, other pipeline stages should be investigated for GPU execution. Meanwhile, further improvements to gcn.MOPS should be limited to ensuring cross-device and cross-platform compatibility.

8 Acknowledgments

We would like to thank Guenter Klambauer for being very responsive to our questions about some of the software aspects of cn.MOPS.
References


A Benchmarking Samples

The following is the list of samples used to construct performance benchmarks:

1. NA07048.mapped.ILLUMINA.bwa.CEU.exome.20120522.bam
2. NA07051.mapped.ILLUMINA.bwa.CEU.exome.20120522.bam
3. NA06984.mapped.ILLUMINA.bwa.CEU.exome.20120522.bam
4. NA06986.mapped.ILLUMINA.bwa.CEU.exome.20121211.bam
5. NA06989.mapped.ILLUMINA.bwa.CEU.exome.20120522.bam
6. NA07037.mapped.ILLUMINA.bwa.CEU.exome.20121211.bam
7. NA11933.mapped.ILLUMINA.bwa.CEU.exome.20121211.bam
8. NA07347.mapped.ILLUMINA.bwa.CEU.exome.20121211.bam
9. NA10847.mapped.ILLUMINA.bwa.CEU.exome.20121211.bam
10. NA11843.mapped.ILLUMINA.bwa.CEU.exome.20120522.bam
11. NA11893.mapped.ILLUMINA.bwa.CEU.exome.20121211.bam
12. NA11894.mapped.ILLUMINA.bwa.CEU.exome.20121211.bam
13. NA11930.mapped.ILLUMINA.bwa.CEU.exome.20121211.bam
14. NA11931.mapped.ILLUMINA.bwa.CEU.exome.20121211.bam
15. NA11932.mapped.ILLUMINA.bwa.CEU.exome.20121211.bam