XSIG 2019: THE 3RD CROSS-DISCIPLINARY WORKSHOP ON COMPUTING SYSTEMS, INFRASTRUCTURES, AND PROGRAMMING

A
Asano, Ryozi	Horizontal Inter-Chip Wireless Bus Interface for Free-Form Chiplet-Based Systems
Asanuma, Takanobu	Schema-Less Columnar Storage Format "Yosegi" Schema-Less Columnar Storage Format "Yosegi"
B
Bai, Zhengyang	Parallelization of Matrix Partitioning in Construction of Hierarchical Matrices using Task Parallel Languages Parallelization of Matrix Partitioning in Construction of Hierarchical Matrices using Task Parallel Languages
D
Degawa, Yuya	Switching Different Prefetchers Dinamically using Phase Detection and Prior Learning Switching Different Prefetchers Dinamically using Phase Detection and Prior Learning
E
Endo, Wataru	An Implementation of Inter-node Communication System with Efficient Lightweight-thread Scheduling An Implementation of Inter-node Communication System with Efficient Lightweight-thread Scheduling
F
Fukaya, Takeshi	Performance evaluation of MTTKRP in the ALS method for the CP decomposition of a dense tensor
Fukuoka, Takuya	An Implementation of Inter-node Communication System with Efficient Lightweight-thread Scheduling An Implementation of Inter-node Communication System with Efficient Lightweight-thread Scheduling
Furuyama, Shingo	Schema-Less Columnar Storage Format "Yosegi" Schema-Less Columnar Storage Format "Yosegi"
Futamase, Yuki	トランザクショナルメモリにおけるメモリアクセスパターンを考慮したポリシー動的切り替え手法 Dynamic policy switching based on memory access analysis on Transactional Memory
G
Goshima, Masahiro	Application of Timing Fault Detection and Recovery Method to Rocket トランザクショナルメモリにおけるメモリアクセスパターンを考慮したポリシー動的切り替え手法 一貫性検証手法の動的切り替えによるソフトウェアトランザクショナルメモリの高速化 Dynamic policy switching based on memory access analysis on Transactional Memory
H
Hiraishi, Tasuku	Parallelization of Matrix Partitioning in Construction of Hierarchical Matrices using Task Parallel Languages Parallelization of Matrix Partitioning in Construction of Hierarchical Matrices using Task Parallel Languages
Hoshino, Takashi	Timestamp Mapping Rules for Multi-version Serializability
I
Ida, Akihiro	Parallelization of Matrix Partitioning in Construction of Hierarchical Matrices using Task Parallel Languages Parallelization of Matrix Partitioning in Construction of Hierarchical Matrices using Task Parallel Languages
Iida, Ryota	一貫性検証手法の動的切り替えによるソフトウェアトランザクショナルメモリの高速化
Ijima, Kouji	Schema-Less Columnar Storage Format "Yosegi" Schema-Less Columnar Storage Format "Yosegi"
Imai, Takeo	Basics of deep learning compilers and their recent trends
Irie, Hidetsugu	Switching Different Prefetchers Dinamically using Phase Detection and Prior Learning Horizontal Inter-Chip Wireless Bus Interface for Free-Form Chiplet-Based Systems Virtual Prefetch Buffer using Surplus Area by Cache Compression Effective Operand Expression for Renameless Architecture Switching Different Prefetchers Dinamically using Phase Detection and Prior Learning Virtual Prefetch Buffer using Surplus Area by Cache Compression Effective Operand Expression for Renameless Architecture
Ishimura, Osamu	Aspect-oriented programming based DSL constructing platform for HPC Preliminary Study on the Application of Deep-learning Technique to Solving Partial Differential Equations
Iwamoto, Jun	CGRA Cascading for Narrow Memory Bandwidth and Low Cost
Iwase, Shun	Verification of the Reducing the Number of Iterations in Large Mini-Batch Training by Applying Mixup
Iwashita, Takeshi	Automated Subspace Correction Method and Its Evaluation in Computational Electromagnetics
J
Jimbo, Ushio	Application of Timing Fault Detection and Recovery Method to Rocket
K
Kadomoto, Junichiro	Horizontal Inter-Chip Wireless Bus Interface for Free-Form Chiplet-Based Systems
Kamada, Tomio	Distributed Key-Value Storage for Edge Computing with a Declarative Access Control Method
Kawaguchi, Shigeru	Automated Subspace Correction Method and Its Evaluation in Computational Electromagnetics
Kawaguchi, Yuki	静的解析に基づくGPUスケジューリングポリシーの選択手法 GPU Scheduling Policy Selection Based on Static Analysis
Kikutani, Yuma	CGRA Cascading for Narrow Memory Bandwidth and Low Cost
Kobayashi, Ryunosuke	トランザクショナルメモリにおけるメモリアクセスパターンを考慮したポリシー動的切り替え手法 Dynamic policy switching based on memory access analysis on Transactional Memory
Koizumi, Toru	Effective Operand Expression for Renameless Architecture Effective Operand Expression for Renameless Architecture
Kondo, Masaaki	Pre-trained Neural Network Model Selection Method for Efficient Fine-Tuning in Image Recognition An Evaluation of Anomalous behavior detection using OS-ELM
Konno, Yudai	Optimized Pfaffian Computation
M
Matsumoto, Masaharu	Preliminary Study on the Application of Deep-learning Technique to Solving Partial Differential Equations
Matsumoto, Takumi	NoSQL Schema Recommendation by Utilizing Secondary Index for Efficient Query Processing
Matsuo, Tetsuji	Automated Subspace Correction Method and Its Evaluation in Computational Electromagnetics
Matsutani, Hiroki	An Evaluation of Anomalous behavior detection using OS-ELM
Mifune, Takeshi	Automated Subspace Correction Method and Its Evaluation in Computational Electromagnetics
Mitsunari, Shigeo	Timestamp Mapping Rules for Multi-version Serializability
Msyksphinz,	Changing semiconductor world around open-source CPU architecture “RISC-V”90
N
Naganuma, Hiroki	Investigation of Smoothing in Natural Gradient Method for Large Mini-batch Training Verification of the Reducing the Number of Iterations in Large Mini-Batch Training by Applying Mixup
Nakada, Hidemoto	A Study on Machine Leaning-based Action Recognition with Estimated Pose A Study on Machine Leaning-based Action Recognition with Estimated Pose
Nakamura, Tomoki	Switching Different Prefetchers Dinamically using Phase Detection and Prior Learning Virtual Prefetch Buffer using Surplus Area by Cache Compression Switching Different Prefetchers Dinamically using Phase Detection and Prior Learning Virtual Prefetch Buffer using Surplus Area by Cache Compression
Nakashima, Hiroshi	Parallelization of Matrix Partitioning in Construction of Hierarchical Matrices using Task Parallel Languages Parallelization of Matrix Partitioning in Construction of Hierarchical Matrices using Task Parallel Languages
Nakashima, Yasuhiko	CGRA Cascading for Narrow Memory Bandwidth and Low Cost
Nishida, Tomoya	An Evaluation of Anomalous behavior detection using OS-ELM
O
Oguchi, Masato	A Study on Machine Leaning-based Action Recognition with Estimated Pose A Study on Machine Leaning-based Action Recognition with Estimated Pose
Ohta, Chikara	Distributed Key-Value Storage for Edge Computing with a Declarative Access Control Method
Ohto, Yasunori	Schema-Less Columnar Storage Format "Yosegi" Schema-Less Columnar Storage Format "Yosegi"
Onizuka, Makoto	NoSQL Schema Recommendation by Utilizing Secondary Index for Efficient Query Processing
S
Sakai, Shuichi	Switching Different Prefetchers Dinamically using Phase Detection and Prior Learning Horizontal Inter-Chip Wireless Bus Interface for Free-Form Chiplet-Based Systems Virtual Prefetch Buffer using Surplus Area by Cache Compression Effective Operand Expression for Renameless Architecture Switching Different Prefetchers Dinamically using Phase Detection and Prior Learning Virtual Prefetch Buffer using Surplus Area by Cache Compression Effective Operand Expression for Renameless Architecture
Sakamoto, Ryuichi	An Evaluation of Anomalous behavior detection using OS-ELM
Sasaki, Yuya	NoSQL Schema Recommendation by Utilizing Secondary Index for Efficient Query Processing
Shibue, Akito	Switching Different Prefetchers Dinamically using Phase Detection and Prior Learning Switching Different Prefetchers Dinamically using Phase Detection and Prior Learning
Shiina, Shumpei	Almost Deterministic Work Stealing Almost Deterministic Work Stealing
Shinoda, Koichi	Deep Learning and High-Performance Computing
Shioya, Ryota	Application of Timing Fault Detection and Recovery Method to Rocket トランザクショナルメモリにおけるメモリアクセスパターンを考慮したポリシー動的切り替え手法 Virtual Prefetch Buffer using Surplus Area by Cache Compression Effective Operand Expression for Renameless Architecture 一貫性検証手法の動的切り替えによるソフトウェアトランザクショナルメモリの高速化 Dynamic policy switching based on memory access analysis on Transactional Memory Virtual Prefetch Buffer using Surplus Area by Cache Compression Effective Operand Expression for Renameless Architecture
Shiraki, Kotatsu	A data exfiltration attack in 802.11 networks and a detection technique.
T
Tajimi, Tomoki	トランザクショナルメモリにおけるメモリアクセスパターンを考慮したポリシー動的切り替え手法 Dynamic policy switching based on memory access analysis on Transactional Memory
Takaoka, Masahiro	Multi-Grain Auto-Optimization Framework for Video Processing
Takasaki, Chikako	A Study on Machine Leaning-based Action Recognition with Estimated Pose A Study on Machine Leaning-based Action Recognition with Estimated Pose
Takefusa, Atsuko	A Study on Machine Leaning-based Action Recognition with Estimated Pose A Study on Machine Leaning-based Action Recognition with Estimated Pose
Takeishi, Ryutaro	A study on power saving of superscalar type processor using computational reuse
Taura, Kenjiro	An Implementation of Inter-node Communication System with Efficient Lightweight-thread Scheduling A data exfiltration attack in 802.11 networks and a detection technique. Almost Deterministic Work Stealing An Implementation of Inter-node Communication System with Efficient Lightweight-thread Scheduling Almost Deterministic Work Stealing
Tsumura, Tomoaki	トランザクショナルメモリにおけるメモリアクセスパターンを考慮したポリシー動的切り替え手法 静的解析に基づくGPUスケジューリングポリシーの選択手法 一貫性検証手法の動的切り替えによるソフトウェアトランザクショナルメモリの高速化 Multi-Grain Auto-Optimization Framework for Video Processing A study on power saving of superscalar type processor using computational reuse GPU Scheduling Policy Selection Based on Static Analysis Dynamic policy switching based on memory access analysis on Transactional Memory
Tsutano, Takumi	Distributed Key-Value Storage for Edge Computing with a Declarative Access Control Method
U
Ueno, Yosuke	Pre-trained Neural Network Model Selection Method for Efficient Fine-Tuning in Image Recognition
W
Wakuta, Yusuke	NoSQL Schema Recommendation by Utilizing Secondary Index for Efficient Query Processing
Y
Yamamoto, Amane	Improvement of Collective Communication in Infiniband Connected Parallel Computing with Using UD Communication Improvement of Collective Communication in Infiniband Connected Parallel Computing with Using UD Communication
Yasugi, Masahiro	Parallelization of Matrix Partitioning in Construction of Hierarchical Matrices using Task Parallel Languages Parallelization of Matrix Partitioning in Construction of Hierarchical Matrices using Task Parallel Languages
Yokota, Rio	Investigation of Smoothing in Natural Gradient Method for Large Mini-batch Training Verification of the Reducing the Number of Iterations in Large Mini-Batch Training by Applying Mixup
Yoshimoto, Yoshihide	Improvement of Collective Communication in Infiniband Connected Parallel Computing with Using UD Communication Optimized Pfaffian Computation Aspect-oriented programming based DSL constructing platform for HPC Preliminary Study on the Application of Deep-learning Technique to Solving Partial Differential Equations Improvement of Collective Communication in Infiniband Connected Parallel Computing with Using UD Communication
Z
Zenmyo, Teruyoshi	NoSQL Schema Recommendation by Utilizing Secondary Index for Efficient Query Processing
Zhang, Renyuan	CGRA Cascading for Narrow Memory Bandwidth and Low Cost

Disclaimer | Powered by EasyChair Smart Program